Bismuth Antimonide Topological Insulators in SOT-MRAM

Quantum Spin Hall Transport, Giant Spin Hall Angle, and Sub-100fJ Non-Volatile Switching

Document ID: LT-WP-2026-1701 | **Classification:** Public Technical Audit | **Release:** October 31, 2026 | **Author:** Lesty Tech Research Lab

EXECUTIVE ABSTRACT: *Topological insulator Bi0.9Sb0.1 thin films exhibit massive charge-to-spin conversion via spin-momentum locked Dirac surface states. With a room-temperature spin Hall angle exceeding theta_SH ~ 52 and high electrical conductivity, BiSb reduces spin-orbit torque (SOT) critical switching current densities by two orders of magnitude compared to traditional heavy metals (Pt, Ta, W). This enables sub-100 femtojoule non-volatile memory write operations and ultra-low power neuromorphic computing.*

Metric Parameter	Bismuth Antimonide (BiSb)	Platinum (Pt)	Beta-Tungsten (beta-W)
Spin Hall Angle (theta_SH)	~52.0 (Giant TI)	0.08 - 0.12	-0.30 to -0.40
Conductivity (Sigma_xx)	2.5 x 10^5 S/m	4.0 x 10^6 S/m	6.0 x 10^5 S/m
Critical Switching Current (Jc)	1.5 x 10^5 A/cm^2	2.0 x 10^7 A/cm^2	1.2 x 10^7 A/cm^2

1. Dirac Surface States & Spin-Momentum Locking

Unlike trivial band insulators, 3D topological insulators host topologically protected Dirac surface states characterized by linear energy dispersion E = hbar * v_F * |k|. Due to strong relativistic spin-orbit coupling, the electron's spin vector is strictly locked perpendicular to its momentum vector (k_y locked to sigma_x). Applying an electrical charge current injects a non-equilibrium net spin polarization directly at the interface without passing through a magnetic layer.

2. Interface Engineering with Ferromagnetic Layers

Integrating BiSb into commercial magnetic tunnel junctions (MTJs) requires pristine heterointerfaces with perpendicular magnetic anisotropy (PMA) ferromagnets such as CoFeB or synthetic antiferromagnets (SAF). Molecular beam epitaxy (MBE) and room-temperature magnetron sputtering have demonstrated uniform (012)-oriented BiSb texturing on amorphous substrates, yielding effective spin Hall conductivity above 1.3 x 10^6 hbar/2e * Ohm^-1 * m^-1.

3. Thermal Stability and Annealing Limits

A critical technological hurdle for BiSb integration into standard back-end-of-line (BEOL) CMOS processes is its thermal budget. BiSb undergoes atomic interdiffusion and structural phase degradation above 250°C, conflicting with 400°C foundry BEOL thermal annealing. Insertion of sub-nanometer diffusion barriers, such as amorphous tantalum nitride or monolayer graphene, suppresses Bi migration while preserving over 85% of interfacial spin transparency.

4. SOT-MRAM Energy Scaling & Logic Benchmarks

By driving switching current density down to 1.5 x 10^5 A/cm^2, BiSb enables SOT-MRAM memory write pulses of 200 picoseconds with energy consumption below 8.5 fJ per bit. This eliminates write-line electromigration bottlenecks and positions BiSb-based SOT-MRAM as the prime replacement for volatile SRAM in Level 3/Level 4 CPU cache hierarchies and cryogenic quantum control processors.

Key Strategic Architecture Takeaways

- Bi0.9Sb0.1 provides a record room-temperature spin Hall angle of ~52, reducing write currents by >90x vs heavy metals.
- Spin-momentum locking eliminates Joule heating waste by directing pure spin currents straight to the free magnetic layer.
- Diffusion barrier engineering (TaN, 2D interlayers) is essential to satisfy 250°C-350°C CMOS backend integration thermal budgets.
- Sub-10 fJ/bit write energies make BiSb the premier non-volatile memory solution for high-density AI edge caches.